

New Hardware Security Solution Roll Out: the New Secure OTP Solution and Multi-Dimensional Root of Trusts Delivery to SoC Chips

eMemory



TSMC 2017
Open Innovation Platform[®]
Ecosystem Forum



ABSTRACT


With the advent of various IoT applications, wireless connected IoT devices open up new possibilities to hackers and new threats to personal privacy and property. Autotronics, such as ADAS and Self-Driving, is regarded as one of next driving force for semiconductor industry and will rely on the hardware security protection for the human safety. Moreover, with big progress of leading high-performance-computing FinFET process (HPC/HPC+) delivered by tsmc, the emerging Machine Learning (ML) and AI technologies will advance at incredible acceleration speed. However, how to secure the proprietary ML/AI's model & algorithm or intellectual property safely will be the next serious security topic that needs lots of focus.

eMemory, as the leading company providing logic-NVM technologies, has long-term partnership with TSMC since 2002. eMemory's Logic NVM IP can provide essential and critical hardware security key and configuration for authentication and authorization. With high quality that meets TSMC 9000 IP compliance, eMemory logic NVM IPs have been successfully qualified and mass production at tsmc mature, more than Moore, and leading-edge FinFET technology nodes.

To provide comprehensive security protections to tsmc's customers, the eMemory's security solutions have been rolled out at least three generations by strong R&D's bandwidth and innovative ideas. The 1st GEN security IP (verified in tsmc 90EF, 40/55 LP/ULP, 28LP/HPC/HPC+, 16FFC etc.), similar to other anti-fuse based OTP solutions, relies on the intrinsic and invisible memory cell characteristics. The secret data stored in raw OTP memory array still needs many security protection circuits designed from SoC chips (namely, by IC design house) to prevent the secret leak.

Firstly, this presentation will address the eMemory's 2nd GEN solution, differentiating from other OTP IPs, was built-in critical security features (multi-power detections, anti-tampering, fault-injection detection and side-channel-attack mitigation etc.), offering tsmc's customers the comprehensive security protections against security attacks. This security IP was verified/qualified in tsmc 28nm HPC+ (1.8V) & 10nm FinFET and successfully pass the security certification by international Condition Access (CA) company. It reduces the security design barriers and benefits most IoT customers with full protections on secret data.

With persistence, eMemory recently rolled out new security solution (3rd GEN) and set a new benchmark on secure OTP IP solution. This presentation will address the new hardware Random Number Seeds (RNS) seamlessly integrated in eMemory's OTP solution which was verified in tsmc 55ULP, enabling each SoC chips embedded eMemory's OTP IP with its unique encryption approaches. By leveraging the eMemory's truly and cryptographically RNS technique, the highest secure OTP solution and multi-dimensional root of trusts will be able to deliver to tsmc's customers with robust mass production, resist to malicious security invasions and 150°C (or above) stringent and harsh environments.



New Hardware Security Solution Roll Out: the New Secure OTP Solution and Multi-Dimensional Root of Trusts Delivery to SoC Chips

Hsin-Ming Chen
eMemory Technology Inc.
Sep. 2017

IPR Notice

All rights, titles and interests contained in this information, texts, images, figures, tables or other files herein, including, but not limited to, its ownership and the intellectual property rights, are reserved to eMemory. This information may contain privileged and confidential information. Some contents in this information can be found in Logic Non-Volatile Memory (The NVM solutions from eMemory), published in 2014. Any and all information provided herein shall not be disclosed, copied, distributed, reproduced or used in whole or in part without prior written permission of eMemory Technology Inc.

eMemory, NeoBit, NeoFlash, NeoEE, NeoMTP and NeoFuse are all trademarks and/or service marks of eMemory in Taiwan and/or in other countries.

Outlines

- About eMemory
- GEN1- Invisible and Reliable NeoFuse Security IP
- GEN2- Comprehensive Security Features in NeoFuse IP
- GEN3- Roll out new generation NeoFuse IP with True Random Number Seed as Security Root of Trust
- Summary

Corporate Overview

CORE TECHNOLOGIES



CUSTOMER SUPPORT




INNOVATIVE IDEAS



SPECIALITIES




QUALITY & PARTNERS



Corporate Overview

WIDE AVAILABILITIES

Production Map



0.5um~7nm; 350+ process nodes

WIDE APPLICATIONS




30+ IC Types; 100+ Applications

WORLDWIDE CUSTOMERS



1300+ Customers; 1240+ IPs

DESIGN WINS



>3700 NTOs

AWARDS



TSMC Best IP Partner

Embedded Wisely, Embedded Widely


Copyright
5

eMemory

NeoFuse Security IP (GEN I)

Rigorousness


- > Retentivity Test
- > Long Term Read
- > Lifetime Test
- > Radiation Hardness Test



HTOL Test





Electromagnetic Radiation Test




Invisibility required for Security

- > Against Security Vulnerability
- > Tiny Filament (Atomic Scale) formed in Programmed cells
- > Resistance to Invasive Attacks



eNVM Bit Streams Expansion




Embedded Wisely, Embedded Widely

Copyright
6

eMemory

NeoFuse Security IP (GEN II)




Invasive attack	Semi-Invasive attack	Non-Invasive attack
Reverse Engineering	Optical Fault Injection	Timing Analysis
Micro-probing	Backside Image	Power Analysis
Circuit Edit	UV Erase	Power Glitching
VC Inspection	Electromagnetic Attack	Data Tampering




Bit level Lock

- > Built-in charge pump
- > Bit program lock to Auto
- > Stop illegal data modification



Address Scrambling

- > 3 Levels Address Scrambling
- > Make a confusion to adversaries



Metal Shielding

- > Inactive CKT functionality when FIB circuit edit on sensitive circuit
- > Warning SoC chip when Top Metal layer cracking



Security Oriented Layout Design

- > Layout review in detail by international Security CA partner



Embedded Wisely, Embedded Widely

Copyright
7

eMemory

NeoFuse Security IP (GEN II)



Against Voltage Contrast

Resistance to DPA (Differential Power Analysis)

Protection on Output Data Fault Injection

Secure Repair

Alarm System to SoC Chip

Safe to Photonic Emission Attack

Multi-Level Power Detections




Embedded Wisely, Embedded Widely

Copyright
8

eMemory

New OTP Security Benchmark Roll out

Build Unique IC Fingerprint & Unclonable ID inside every SoC Chips



NeoPUF Technology Features



UNPREDICTABILITY

UNIQUENESS

ROBUSTNESS

Natural Born Random Number Seed

- Entropy source from Physical Process Variations
- Two identical PUF cells Competing on physical behaviors
- Unpredictable Randomness



Embedded Wisely, Embedded Widely

Copyright

10


eMemory

NeoPUF Technology Features

UNPREDICTABILITY

UNIQUENESS

ROBUSTNESS



- Hamming Weight test
 - Hamming Weight (HW): Defined as % of "1" bits in PUF Bit String
 - "Intrinsic" and "Un-biased" Randomness
 - No Post Processing is needed to balance the numbers for data "0" and "1"
- Inter-ID Hamming Distance test
 - Peak at 50% Distance
 - Irrelative to process corners
 - Irrelative to Bit Strings (256 bits or 512bits)
 - Randomness & Uniqueness demonstrated

Embedded Wisely, Embedded Widely

Copyright

11

eMemory

NeoPUF Technology Features

UNPREDICTABILITY

UNIQUENESS

ROBUSTNESS

NIST 800-22 Statistical Test

- TSMC 55ULP corners wafers (TT/FF/SS/FS/SF/OX+/OX-)
- PASS all items (15+1 items & its sub-test items)

Statistical Test	Recommended n	Length of bit string	Input Size	Sub-Test #	Min. P-Value	Decision Rule		Randomness Judgement
						mini	RF	
1. Frequency	1000000	40000	75	1	10 ⁻⁶	PASS	0.23892	PASS
2. Block Frequency (m=128)	1000000	40000	75	1	10 ⁻⁶	PASS	0.72594	PASS
3. Cumulative sums - Forward	1000000	40000	75	1	10 ⁻⁶	PASS	0.51916	PASS
4. Cumulative sums - Reverse	1000000	40000	75	1	10 ⁻⁶	PASS	0.72594	PASS
5. Runs	1000000	40000	75	1	10 ⁻⁶	PASS	0.562174	PASS
6. Longest runs of ones	1000000	40000	75	1	10 ⁻⁶	PASS	0.23892	PASS
7. Binary Matrix Rank	1000000	40000	75	1	10 ⁻⁶	PASS	0.801725	PASS
8. Spectral DF	1000000	40000	75	1	10 ⁻⁶	PASS	0.977264	PASS
9. Non-overlapping Templates (m=9)	1000000	40000	75	1	10 ⁻⁶	PASS	0.00075	PASS
10. Overlapping Templates (m=9)	1000000	40000	75	1	10 ⁻⁶	PASS	0.036860	PASS
11. Serial (m=6, 1Pm=1)	1000000	40000	75	2	10 ⁻⁶	PASS	0.117485	PASS
12. Approximate Entropy (m=10)	1000000	40000	75	1	10 ⁻⁶	PASS	0.339646	PASS
13. Universal	1000000	40000	75	1	10 ⁻⁶	PASS	0.339646	PASS
14. Linear complexity (L=500)	1000000	40000	75	1	10 ⁻⁶	PASS	0.117485	PASS
15. Random Excursions	1000000	40000	75	8	10 ⁻⁶	PASS	0.117485	PASS
16. Random Excursions Variant	1000000	40000	75	18	10 ⁻⁶	PASS	0.117485	PASS

AIS-31 Statistical Test

- TSMC 55ULP, including corners (TT/FF/SS/FS/SF/OX+/OX-)
- PASS all items (P1+P2 and its sub-test items)

AIS-31 Statistical Tests	Minimum Length of bit string	Sub-Test #	Test Result		PASS/FAIL
			Test T0 bestanden	Durchlauf erfolgreich beendet	
T0: Diehardness test	2 ¹⁶ * 48	1	Test T0 bestanden	Durchlauf erfolgreich beendet	PASS
T1: Monobit test	257 * 20000	257	Test T1 bestanden	PASS (Completeness and Success)	PASS
T2: Poker test	257 * 20000	257	Test T2 bestanden	Durchlauf erfolgreich beendet	PASS
T3: Runs test	257 * 20000	257	Test T3 bestanden	PASS (Completeness and Success)	PASS
T4: Long run test	257 * 20000	257	Test T4 bestanden	PASS	PASS
T5: Auto-correlation test	257 * 20000	257	Test T5 bestanden	PASS	PASS
T6a: Uniform distribution test	1000000	1	Test T6a bestanden	PASS	PASS
T6b: Uniform distribution test	1000000	1	Test T6b bestanden	PASS	PASS
T7a: Homogeneity test	1000000	2	Test T7a bestanden	Durchlauf erfolgreich beendet	PASS
T7b: Homogeneity test	1000000	4	Test T7b bestanden	PASS (Completeness and Success)	PASS
T8: Entropy estimation test	7200000	1	Test T8 bestanden	PASS	PASS


Embedded Wisely, Embedded Widely

Copyright

12

eMemory

NeoPUF Technology Features




Embedded Wisely, Embedded Widely

Copyright

13

eMemory

NeoFuse Security IP (GEN III)




Embedded Wisely, Embedded Widely

Copyright

14

eMemory

NeoFuse Security IP (GEN III)




Embedded Wisely, Embedded Widely

Copyright

15

eMemory

NeoFuse Security IPs (in TSMC OIP Platforms)



Embedded Wisely, Embedded Widely

Copyright

16

eMemory

Summary

- **1st GEN NeoFuse IP**, as the invisible memory characteristics, verified in most TSMC OIP platforms and meets the TSMC 9000 quality compliance for high yield, high reliability and high security applications
- **Comprehensive security features** have been successfully built in the **2nd GEN NeoFuse security IP** by continuous innovation and mutual collaboration with international security partners.
- **With 3rd GEN NeoFuse security IP rolling out**,
 - › Hardware-base security was established
 - › Unpredictable, unique and robust Random Number Seed enabled by NeoPUF technology has been successfully installed into NeoFuse security IP
 - › Multi-dimensional Root of Trusts can be delivered to SoC chips

Embedded Wisely, Embedded Widely